tmeissner
/
cryptocores
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
cryptography ip-cores in vhdl / verilog
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
122 Commits
1 Branch
1.7 MiB
Tree: 7105d21c74
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '7105d21c74'
${ noResults }
cryptocores/cbcdes/sim/verilog/tb_cbcdes.tcl

13 lines
429 B
Raw Normal View History

initial commit of verilog simulation environment for verilog cbcdes core
12 years ago
​
​
​
​
​
​
​
​
​
​
​
​
 
  1. set signals [list]
  2. lappend signals "tb_cdes.reset"
  3. lappend signals "tb_cdes.clk"
  4. lappend signals "tb_cdes.start"
  5. lappend signals "tb_cdes.validin"
  6. lappend signals "tb_cdes.mode"
  7. lappend signals "tb_cdes.key"
  8. lappend signals "tb_cdes.iv"
  9. lappend signals "tb_cdes.datain"
  10. lappend signals "tb_cdes.readyout"
  11. lappend signals "tb_cdes.validout"
  12. lappend signals "tb_cdes.dataout"
  13. set num_added [ gtkwave::addSignalsFromList $signals ]