You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
188 lines
5.4 KiB
188 lines
5.4 KiB
-- ======================================================================
|
|
-- AES encryption/decryption
|
|
-- Copyright (C) 2019 Torsten Meissner
|
|
-------------------------------------------------------------------------
|
|
-- This program is free software; you can redistribute it and/or modify
|
|
-- it under the terms of the GNU General Public License as published by
|
|
-- the Free Software Foundation; either version 2 of the License, or
|
|
-- (at your option) any later version.
|
|
|
|
-- This program is distributed in the hope that it will be useful,
|
|
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
-- GNU General Public License for more details.
|
|
|
|
-- You should have received a copy of the GNU General Public License
|
|
-- along with this program; if not, write to the Free Software
|
|
-- Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
-- ======================================================================
|
|
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use ieee.numeric_std.all;
|
|
|
|
use work.aes_pkg.all;
|
|
|
|
|
|
|
|
entity aes_enc is
|
|
generic (
|
|
design_type : string := "ITER";
|
|
formal : boolean := false;
|
|
simulation : boolean := false
|
|
);
|
|
port (
|
|
reset_i : in std_logic; -- async reset
|
|
clk_i : in std_logic; -- clock
|
|
key_i : in std_logic_vector(0 to 127); -- key input
|
|
data_i : in std_logic_vector(0 to 127); -- data input
|
|
valid_i : in std_logic; -- input key/data valid flag
|
|
accept_o : out std_logic;
|
|
data_o : out std_logic_vector(0 to 127); -- data output
|
|
valid_o : out std_logic; -- output data valid flag
|
|
accept_i : in std_logic
|
|
);
|
|
end entity aes_enc;
|
|
|
|
|
|
|
|
architecture rtl of aes_enc is
|
|
|
|
|
|
begin
|
|
|
|
|
|
IterG : if design_type = "ITER" generate
|
|
|
|
|
|
signal s_round : t_enc_rounds;
|
|
|
|
|
|
begin
|
|
|
|
|
|
CryptP : process (reset_i, clk_i) is
|
|
variable v_state : t_datatable2d;
|
|
variable v_key : t_key;
|
|
begin
|
|
if (reset_i = '0') then
|
|
v_state := (others => (others => (others => '0')));
|
|
v_key := (others => (others => '0'));
|
|
s_round <= 0;
|
|
accept_o <= '0';
|
|
data_o <= (others => '0');
|
|
valid_o <= '0';
|
|
elsif (rising_edge(clk_i)) then
|
|
case s_round is
|
|
|
|
when 0 =>
|
|
accept_o <= '1';
|
|
if (accept_o = '1' and valid_i = '1') then
|
|
accept_o <= '0';
|
|
v_state := set_state(data_i);
|
|
v_key := set_key(key_i);
|
|
s_round <= s_round + 1;
|
|
end if;
|
|
|
|
when 1 =>
|
|
v_state := addroundkey(v_state, v_key);
|
|
v_key := key_round(v_key, s_round-1);
|
|
s_round <= s_round + 1;
|
|
|
|
when t_enc_rounds'high-1 =>
|
|
v_state := subbytes(v_state);
|
|
v_state := shiftrow(v_state);
|
|
v_state := addroundkey(v_state, v_key);
|
|
s_round <= s_round + 1;
|
|
-- set data & valid to save one cycle
|
|
valid_o <= '1';
|
|
data_o <= get_state(v_state);
|
|
|
|
when t_enc_rounds'high =>
|
|
if (valid_o = '1' and accept_i = '1') then
|
|
valid_o <= '0';
|
|
data_o <= (others => '0');
|
|
s_round <= 0;
|
|
-- Set accept to save one cycle
|
|
accept_o <= '1';
|
|
end if;
|
|
|
|
when others =>
|
|
v_state := subbytes(v_state);
|
|
v_state := shiftrow(v_state);
|
|
v_state := mixcolumns(v_state);
|
|
v_state := addroundkey(v_state, v_key);
|
|
v_key := key_round(v_key, s_round-1);
|
|
s_round <= s_round + 1;
|
|
|
|
end case;
|
|
end if;
|
|
end process CryptP;
|
|
|
|
|
|
formalG : if formal generate
|
|
|
|
begin
|
|
|
|
default clock is rising_edge(Clk_i);
|
|
|
|
-- initial reset
|
|
restrict {not reset_i; reset_i[+]}[*1];
|
|
|
|
-- constraints
|
|
assume always (valid_i and not accept_o -> next stable(valid_i));
|
|
assume always (valid_i and not accept_o -> next stable(key_i));
|
|
assume always (valid_i and not accept_o -> next stable(data_i));
|
|
|
|
-- interface asserts
|
|
assert always (accept_o -> s_round = 0);
|
|
|
|
assert always (valid_i and accept_o -> next not accept_o);
|
|
|
|
assert always (valid_o -> s_round = t_enc_rounds'high);
|
|
|
|
assert always (valid_o and accept_i -> next not valid_o);
|
|
|
|
assert always (valid_o and not accept_i -> next stable(valid_o));
|
|
assert always (valid_o and not accept_i -> next stable(data_o));
|
|
|
|
end generate formalG;
|
|
|
|
|
|
simulationG : if simulation generate
|
|
|
|
signal s_data : std_logic_vector(0 to 127);
|
|
|
|
begin
|
|
|
|
s_data <= data_o when rising_edge(clk_i) else
|
|
128x"0" when reset_i = '0';
|
|
|
|
default clock is rising_edge(Clk_i);
|
|
|
|
cover {accept_o};
|
|
assert always (accept_o -> s_round = 0);
|
|
|
|
cover {valid_i and accept_o};
|
|
assert always (valid_i and accept_o -> next not accept_o);
|
|
|
|
cover {valid_o};
|
|
assert always (valid_o -> s_round = t_enc_rounds'high);
|
|
|
|
cover {valid_o and accept_i};
|
|
assert always (valid_o and accept_i -> next not valid_o);
|
|
|
|
cover {valid_o and not accept_i};
|
|
assert always (valid_o and not accept_i -> next valid_o);
|
|
assert always (valid_o and not accept_i -> next data_o = s_data);
|
|
|
|
end generate simulationG;
|
|
|
|
|
|
end generate IterG;
|
|
|
|
|
|
|
|
end architecture rtl;
|
|
|