4 Commits (ee9cda74631b50283db906e7cd8ad8f4537be192)

Author SHA1 Message Date
  T. Meissner 0d4d165419 Stop simulation after a given number of cycles instead of time 5 years ago
  T. Meissner dec05012d7 Handle ambiguous PLS/VHDL assert, add some hints 5 years ago
  T. Meissner 00ac16a888 Add tests for formal verification; optimizations; fixes #3 5 years ago
  T. Meissner 263dcae830 Add sequencer and first examples 5 years ago