tmeissner
/
vhdl_verification
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
Examples and design pattern for VHDL verification
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
4 Commits
1 Branch
208 KiB
Tree: 15a6df0d0b
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '15a6df0d0b'
${ noResults }
vhdl_verification/psl_test_endpoint/psl_test_endpoint.tcl

6 lines
263 B
Raw Normal View History

Initial commit of PSL endpoint test design
9 years ago
​
​
​
​
​
 
  1. set signals [list]
  2. lappend signals "top.psl_test_endpoint.s_rst_n"
  3. lappend signals "top.psl_test_endpoint.s_clk"
  4. lappend signals "top.psl_test_endpoint.s_write"
  5. lappend signals "top.psl_test_endpoint.s_read"
  6. set num_added [ gtkwave::addSignalsFromList $signals ]