Examples and design pattern for VHDL verification
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

5 lines
225 B

set signals [list]
lappend signals "top.osvvm_fsm_coverage.s_reset_n"
lappend signals "top.osvvm_fsm_coverage.s_clk"
lappend signals "top.osvvm_fsm_coverage.s_fsm_state"
set num_added [ gtkwave::addSignalsFromList $signals ]