tmeissner/formal_hw_verification - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

6 lines

103 B

Raw Normal View History

Add simple VAI register file as base to try to formal verify FSM designs

6 years ago

vai_reg: vai_reg.vhd properties.sv symbiyosys.sby
	sby -f -d work symbiyosys.sby


clean:
	rm -rf work