Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

19 lines
232 B

  1. [options]
  2. depth 30
  3. wait on
  4. mode prove
  5. #mode bmc
  6. [engines]
  7. smtbmc
  8. #abc pdr
  9. [script]
  10. verific -vhdl vai_reg.vhd
  11. verific -formal properties.sv
  12. verific -import -extnets -all vai_reg
  13. prep -top vai_reg
  14. [files]
  15. vai_reg.vhd
  16. properties.sv