tmeissner
/
formal_hw_verification
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 6 Wiki Activity
Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
49 Commits
3 Branches
324 KiB
Tree: f4029a24ec
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'f4029a24ec'
${ noResults }
formal_hw_verification/tests.txt

5 lines
42 B
Raw Normal View History

Add simple top levem Makefile & test list
3 years ago
​
​
​
​
 
  1. alu \
  2. counter \
  3. fifo \
  4. vai_fifo \
  5. vai_reg