Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

13 lines
141 B

[options]
depth 30
mode bmc
[engines]
smtbmc z3
[script]
ghdl --std=08 -fpsl vai_reg.vhd -e vai_reg
prep -top vai_reg
[files]
vai_reg.vhd