tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - counter/Makefile at 2bc122eb5d5b76a72e0825006dc7fad1842ba1e0 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

11 lines

205 B

Raw Blame History

 								DUT := counter
 								.PHONY: cover bmc prove all clean
 								all: cover bmc prove
 								cover bmc prove: ${DUT}.vhd symbiyosys.sby
 									sby --yosys "yosys -m ghdl" -f -d work/${DUT}-$@ symbiyosys.sby $@
 								clean:
 									rm -rf work