tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - .github/generate_matrix.sh at 2f06350a33bd9249b39721dae95dca4aa948cea3 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

8 lines

139 B

Raw Blame History

 								#!/usr/bin/env bash
 								_matrix=''
 								for item in $(cat tests.txt); do
 								  _matrix+="'$item', "
 								done
 								echo "matrix=[$_matrix]" >> "$GITHUB_OUTPUT"