Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

7 lines
123 B

.PHONY: dlatch
dlatch: dlatch.vhd dlatch_t.sv dlatch_f.sby
sby -f -d work dlatch_f.sby
.PHONY: clean
clean:
rm -rf work