tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - counter/Makefile at 7aa4aa52a8eea3e7f96728f7647be67dc2178ee4 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

7 lines

129 B

Raw Blame History

 								.PHONY: counter
 								counter: counter.vhd counter_t.sv counter_f.sby
 									sby -f -d work counter_f.sby
 								.PHONY: clean
 								clean:
 									rm -rf work