Library of reusable VHDL components
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
T. Meissner 308e33cd0c synthesis don't like the std_logic'val(int) construct, change to if/else instead 10 years ago
..
SpiSlaveE.vhd synthesis don't like the std_logic'val(int) construct, change to if/else instead 10 years ago