Home Help
Sign In
tmeissner
/
libvhdl
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Activity
Library of reusable VHDL components
vhdlghdlosvvmpslfpgatestbenchescoverage
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
71 Commits
2 Branches
914 KiB
VHDL 95.5%
Makefile 3.7%
Tcl 0.8%
 
 
 
Tree: 7ed623fb4a
master
AHBL_BFM
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '7ed623fb4a'
${ noResults }
libvhdl/syn
History
T. Meissner f0e490142e moved register write into ADDRESS state, decreasing the write to one cycle only 11 years ago
..
SpiMasterE.vhd ste is now generated combinatoral in parallel to the fsm 11 years ago
SpiSlaveE.vhd add generic G_DATA_DIR to set if we want transfer from LSB to MSB ore vice versa 11 years ago
WishBoneMasterE.vhd react to slave ack in ADDRESS state 11 years ago
WishBoneSlaveE.vhd moved register write into ADDRESS state, decreasing the write to one cycle only 11 years ago
Powered by Gitea Version: 1.13.4 Page: 9ms Template: 2ms
English
English
Licenses API Website Go1.15.8