tmeissner
/
cryptocores
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
cryptography ip-cores in vhdl / verilog
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
175 Commits
1 Branch
1.7 MiB
Tree: 313a08b6f3
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '313a08b6f3'
${ noResults }
cryptocores/aes/sim/vhdl/tb_aes.tcl

10 lines
373 B
Raw Normal View History

partition design in ovl and not ovl enabled new generic in aes.vhd: ovl_enable (boolean); copy of aes_pkg.vhd to integrate ovl functions; copy of tb_aes.vhd to integrate ovl function
13 years ago
​
​
​
​
​
​
​
​
​
 
  1. set signals [list]
  2. lappend signals "top.tb_aes.s_reset"
  3. lappend signals "top.tb_aes.s_clk"
  4. lappend signals "top.tb_aes.s_validin"
  5. lappend signals "top.tb_aes.s_mode"
  6. lappend signals "top.tb_aes.s_key"
  7. lappend signals "top.tb_aes.s_datain"
  8. lappend signals "top.tb_aes.s_validout"
  9. lappend signals "top.tb_aes.s_dataout"
  10. set num_added [ gtkwave::addSignalsFromList $signals ]