Browse Source
Merge pull request #2 from umarcor/ci/update
ci: rename 'test' workflow to 'Simulation'
master
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
3 changed files with
41 additions and
19 deletions
-
.github/test.sh
-
.github/workflows/simulation.yml
-
README.md
|
@ -4,14 +4,24 @@ set -e |
|
|
|
|
|
|
|
|
cd $(dirname "$0")/.. |
|
|
cd $(dirname "$0")/.. |
|
|
|
|
|
|
|
|
run_sim() { |
|
|
|
|
|
|
|
|
case "$1" in |
|
|
|
|
|
sim) |
|
|
|
|
|
true |
|
|
|
|
|
;; |
|
|
|
|
|
*) |
|
|
|
|
|
echo "Unknown test suite '$1'" |
|
|
|
|
|
exit 1 |
|
|
|
|
|
;; |
|
|
|
|
|
esac |
|
|
|
|
|
|
|
|
|
|
|
run_task() { |
|
|
echo "::group::Test $1" |
|
|
echo "::group::Test $1" |
|
|
cd "$1"/sim/vhdl |
|
|
|
|
|
$MAKE sim |
|
|
|
|
|
|
|
|
cd "$1"/"$2"/vhdl |
|
|
|
|
|
$MAKE "$2" |
|
|
cd ../../.. |
|
|
cd ../../.. |
|
|
echo '::endgroup::' |
|
|
echo '::endgroup::' |
|
|
} |
|
|
} |
|
|
|
|
|
|
|
|
for item in aes cbcdes cbcmac_des cbctdes ctraes des tdes; do |
|
|
for item in aes cbcdes cbcmac_des cbctdes ctraes des tdes; do |
|
|
run_sim $item |
|
|
|
|
|
|
|
|
run_task "$item" "$1" |
|
|
done |
|
|
done |
|
@ -1,4 +1,7 @@ |
|
|
[![simulation](https://github.com/tmeissner/cryptocores/workflows/test/badge.svg?branch=master)](https://github.com/tmeissner/cryptocores/actions?query=workflow%3Atest) |
|
|
|
|
|
|
|
|
<p align="center"> |
|
|
|
|
|
<a title="GitHub Actions workflow 'simulation'" href="https://github.com/tmeissner/cryptocores/actions?query=workflow%3ASimulation"><img alt="'simulation' workflow Status" src="https://img.shields.io/github/workflow/status/tmeissner/cryptocores/Simulation/master?longCache=true&style=flat-square&label=build&logo=Github%20Actions&logoColor=fff"></a><!-- |
|
|
|
|
|
--> |
|
|
|
|
|
</p> |
|
|
|
|
|
|
|
|
# cryptocores |
|
|
# cryptocores |
|
|
Cryptography IP-cores & tests written in VHDL / Verilog |
|
|
Cryptography IP-cores & tests written in VHDL / Verilog |
|
|