tmeissner/formal_hw_verification - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

8 lines

138 B

Raw Normal View History

ci: add GitHub Actions workflow 'Test'

3 years ago

#!/usr/bin/env bash

_matrix=''
for item in $(cat tests.txt); do
  _matrix+="'$item', "
done

echo "::set-output name=matrix::[$_matrix]"