Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

6 lines
96 B

  1. alu: counter.vhd counter_t.sv counter_f.sby
  2. sby -f -d work counter_f.sby
  3. clean:
  4. rm -rf work