tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - counter/Makefile at 9d0198b0b48267c20d4dafabe07826528bde03e6 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

6 lines

96 B

Raw Blame History

 								alu: counter.vhd counter_t.sv counter_f.sby
 									sby -f -d work counter_f.sby
 								clean:
 									rm -rf work