tmeissner
/
formal_hw_verification
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 6 Wiki Activity
37 Commits
3 Branches
324 KiB
Tree: bc59bfd47c
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'bc59bfd47c'
${ noResults }
Commit Graph

19 Commits (bc59bfd47c891c16a5cbd01e72109b2377b24da4)

Author SHA1 Message Date
  T. Meissner bc59bfd47c Symplifing Makefile targets 6 years ago
  T. Meissner 6c3a6db83b Remove unused SVA properties file; Makefile optimizations; use prep auto-top option to prevent error with not founded top-level module 6 years ago
  T. Meissner bd5fcbcb7a GHDL supports memory with resets, finally 6 years ago
  T. Meissner e71b70d34e Add Assumptions about job req VAI interface 6 years ago
  T. Meissner 8cf0be6e4c Add many new asserts & covers 6 years ago
  T. Meissner 367343cff5 Add make targets and SymbiYosys tasks for cover, bmc & prove 6 years ago
  T. Meissner 195765a2aa Adapt to use GHDL as plugin for Yosys VHDL synthesis 6 years ago
  T. Meissner c6cc9203d3 Add png versions of read/write waveform examples 7 years ago
  T. Meissner 8586d8a265 Add frame diagrams for write/read req/acks 7 years ago
  T. Meissner 2a090443ef Add waveforms of read/write examples 7 years ago
  T. Meissner 38ae7057c2 Incomment proof with abc pdr 7 years ago
  T. Meissner 9cb4b7d291 Replace integer coded FSM states by symbolic state names 7 years ago
  T. Meissner 8edb03c011 Add a bunch of new properties; name all assert directives 7 years ago
  T. Meissner 60e2c0f301 Add some more signals to trace 7 years ago
  T. Meissner b48e99c1f0 Simplify signal generation 7 years ago
  T. Meissner 4e30f44cb0 Fix req cai handling; add more properties 7 years ago
  T. Meissner 1deb6e9789 Add vai_reg to README; using SVA default clocking 7 years ago
  T. Meissner 63fc34f66a Add DoutValid_o to condition for state change in putput states 7 years ago
  T. Meissner a0f6a0b81d Add simple VAI register file as base to try to formal verify FSM designs 7 years ago