tmeissner
/
formal_hw_verification
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 6 Wiki Activity
31 Commits
3 Branches
324 KiB
Tree: e71b70d34e
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'e71b70d34e'
${ noResults }
Commit Graph

16 Commits (e71b70d34e4576c5e5919e2e24d2154a02d9c6ee)

Author SHA1 Message Date
  T. Meissner e71b70d34e Add Assumptions about job req VAI interface 5 years ago
  T. Meissner 8cf0be6e4c Add many new asserts & covers 5 years ago
  T. Meissner 367343cff5 Add make targets and SymbiYosys tasks for cover, bmc & prove 5 years ago
  T. Meissner 195765a2aa Adapt to use GHDL as plugin for Yosys VHDL synthesis 5 years ago
  T. Meissner c6cc9203d3 Add png versions of read/write waveform examples 5 years ago
  T. Meissner 8586d8a265 Add frame diagrams for write/read req/acks 5 years ago
  T. Meissner 2a090443ef Add waveforms of read/write examples 5 years ago
  T. Meissner 38ae7057c2 Incomment proof with abc pdr 6 years ago
  T. Meissner 9cb4b7d291 Replace integer coded FSM states by symbolic state names 6 years ago
  T. Meissner 8edb03c011 Add a bunch of new properties; name all assert directives 6 years ago
  T. Meissner 60e2c0f301 Add some more signals to trace 6 years ago
  T. Meissner b48e99c1f0 Simplify signal generation 6 years ago
  T. Meissner 4e30f44cb0 Fix req cai handling; add more properties 6 years ago
  T. Meissner 1deb6e9789 Add vai_reg to README; using SVA default clocking 6 years ago
  T. Meissner 63fc34f66a Add DoutValid_o to condition for state change in putput states 6 years ago
  T. Meissner a0f6a0b81d Add simple VAI register file as base to try to formal verify FSM designs 6 years ago