tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - vai_reg/Makefile at 1deb6e9789e2da7e414ad72e514cda475a9a2c89 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

6 lines

103 B

Raw Blame History

 								vai_reg: vai_reg.vhd properties.sv symbiyosys.sby
 									sby -f -d work symbiyosys.sby
 								clean:
 									rm -rf work