tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - counter/counter_f.sby at 3c042a168ba237586c9301cc5effb8aa1d8c6308 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

15 lines

172 B

Raw Blame History

 								[options]
 								mode prove
 								multiclock on
 								[engines]
 								smtbmc
 								[script]
 								verific -vhdl counter.vhd
 								verific -formal counter_t.sv
 								prep -top counter_t
 								[files]
 								counter.vhd
 								counter_t.sv