tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - alu/Makefile at 9cb4b7d291f6b67e83a97076951591dbbb38afe7 - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

6 lines

80 B

Raw Blame History

 								alu: alu.vhd alu_t.sv alu_f.sby
 									sby -f -d work alu_f.sby
 								clean:
 									rm -rf work