Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

6 lines
80 B

alu: alu.vhd alu_f.sby
sby -f -d work alu_f.sby
rm -rf work