tmeissner/formal_hw_verification: Trying to verify Verilog/VHDL designs with formal methods and tools - alu/Makefile at fca663d7ace4f57d3b6bcd867733a179e8b8aede - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

6 lines

80 B

Raw Blame History

 								alu: alu.vhd alu_t.sv alu_f.sby
 									sby -f -d work alu_f.sby
 								clean:
 									rm -rf work