1 Commits (6cffeef4a5fa017a4c13ebfab447cd3c9e7f89db)

Author SHA1 Message Date
  T. Meissner 61affc8b49 Add uart tx/rx modules, add make targets and testbenches for rtl, post-syn & post-imp simulations 2 years ago
  T. Meissner d57f683506 Adapt sim to updated RTL 2 years ago
  T. Meissner 45ced01c22 Add blink design & simulation 2 years ago