This website works better with JavaScript.
Home
Help
Sign In
tmeissner
/
gatemate_experiments
Watch
1
Star
0
Fork
0
Code
Issues
0
Pull Requests
0
Projects
0
Releases
0
Wiki
Activity
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
7
Commits
2
Branches
209 KiB
VHDL
71.6%
Makefile
13.9%
Verilog
8.7%
C
5.4%
Tcl
0.4%
Tree:
efaca0c912
blink_with_pll
main
Branches
Tags
${ item.name }
Create branch
${ searchTerm }
from 'efaca0c912'
${ noResults }
HTTPS
ZIP
TAR.GZ
T. Meissner
efaca0c912
Add PnR pass and constraint file
2 years ago
blink
Add PnR pass and constraint file
2 years ago
lib
Initial commit
2 years ago
LICENSE.md
Add license
2 years ago
README.md
Fix readme
2 years ago
README.md
gatemate_experiments
Ongoing experiments with the Cologne Chip's GateMate FPGA architecture.
Further Ressources
GateMate FPGA
GateMate FPGA Eval Board