tmeissner
/
lfd111x_building_a_risc-v-cpu_core
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 1 Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2 Commits
1 Branch
204 KiB
Tree: 6954c706cd
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '6954c706cd'
${ noResults }
lfd111x_building_a_risc-v-c.../vhdl/Makefile

9 lines
256 B
Raw Normal View History

Add VHDL impl. equivalent to tlv version
4 years ago
​
​
​
​
​
​
​
​
 
  1. .PHONY: sim
  2. sim: risc_v.vhd tb_risc_v.vhd
  3. 	ghdl -a --std=08 risc_v.vhd tb_risc_v.vhd
  4. 	ghdl -e --std=08 tb_risc_v
  5. 	ghdl -r --std=08 tb_risc_v --vcd=tb_risc_v.vcd --wave=tb_risc_v.ghw
  6. 

  7. .PHONY: clean
  8. clean:
  9. 	rm tb_risc_v tb_risc_v.ghw tb_risc_v.vcd work* *.o