Browse Source

add implementation results for SpiSlave component

pull/1/head
T. Meissner 10 years ago
parent
commit
5e7db54e8f
1 changed files with 5 additions and 1 deletions
  1. +5
    -1
      README.md

+ 5
- 1
README.md View File

@ -42,7 +42,11 @@ Package with various implementations of queue types:
Synthesizable components for implementing in FPGA Synthesizable components for implementing in FPGA
##### SpiSlaveE ##### SpiSlaveE
Configurable SPI slave with support modes 0-3 and simple VAI local backend
Configurable SPI slave with support modes 0-3 and simple VAI local backend.
Implementation results:
* 49 logic elements utilization, 397 MHz clock frequency on Microsemi SmartFusion2, speed grade STD
* 24 slices utilization, 649 MHz clock frequency on Xilinx Kintex7, speed grade -3
##test ##test


Loading…
Cancel
Save