tmeissner
/
libvhdl
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Activity
64 Commits
2 Branches
914 KiB
Tree: 4c3bdca559
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '4c3bdca559'
${ noResults }
Commit Graph

2 Commits (4c3bdca559387643d5bc99feceea9d52c9459304)

Author SHA1 Message Date
  T. Meissner f0e490142e moved register write into ADDRESS state, decreasing the write to one cycle only 10 years ago
  T. Meissner 7d60f0ae1b add simple wishbone master and slave with support of classic single write and read as specified in the wishbone spec b4; add unit tests for wishbone m,aster & slave 10 years ago