A library of reusable components for VHDL designs and testbenches
(Non) synthesible components for testbenches
Unit test for each component