Library of reusable VHDL components
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
T. Meissner b4e6625524 beautifying 10 years ago
sim add new SimP package with various general useful testbench procedures like spi master & slave 10 years ago
test add new SimP package with various general useful testbench procedures like spi master & slave 10 years ago
LICENSE.md Rename License.md to LICENSE.md 10 years ago
README.md beautifying 10 years ago

README.md

libvhdl

A LGPLv3 licensed library of reusable components for VHDL designs and testbenches

##sim (Non) synthesible components for testbenches

AssertP

Package with various assertion procedures

  • assert_true(x[, str]) checks if boolean x = false, prints string str to console str when given
  • assert_false(x[, str]) checks if boolean x = false, prints string str to console str when given
  • assert_equal(x, y[, str]) checks if x = y, prints string str to console str when given
  • assert_unequal(x, y[, str]) checks if x /= y, prints string str to console str when given
SimP

Package with various components general useful for simulation

  • wait_cycles(x, n) waits for n rising edges on std_logic signal x
  • spi_master() configurable master for SPI protocol
  • spi_slave() configurable slave for SPI protocol
StringP

Package with various functions to convert to string

  • to_char(x) returns string with binary value of std_logic x
  • to_string(x) returns string with binary value of std_logic_vector x
QueueP

Package with various implementations of queue types:

  • t_simple_queue simple array based FIFO queue
  • t_list_queue linked list FIFO queue using access types

##test Unit tests for each component

QueueT

Units tests for components of QueueP package

SimT

Units tests for components of SimP package

StringT

Units tests for components of SimP package

Dependencies

To run the tests, you have to install GHDL. You can get it from http://sourceforge.net/projects/ghdl-updates/.

Building

Type make and you should see the successfully running tests

$ make
ghdl -a --std=02 ../sim/QueueP.vhd QueueT.vhd
ghdl -e --std=02 QueueT
ghdl -r --std=02 QueueT
QueueT.vhd:52:5:@0ms:(report note): INFO: t_simple_queue test finished successfully
QueueT.vhd:87:5:@0ms:(report note): INFO: t_list_queue test finished successfully