Browse Source

Add onehot & onehot0 examples to formal tests

master
T. Meissner 4 years ago
parent
commit
4180e5a66f
2 changed files with 9 additions and 5 deletions
  1. +6
    -4
      README.md
  2. +3
    -1
      formal/tests.mk

+ 6
- 4
README.md View File

@ -59,7 +59,7 @@ The next lists will grow during further development
* or operator (`|`)
* `within` operator
### Functions
### Built-in functions
* `prev()` function (Synthesis only)
* `stable()` function (Synthesis only)
@ -75,20 +75,22 @@ The next lists will grow during further development
* Partial support of named properties (simulation only)
* Partial support of PSL `endpoint` (simulation only, in PSL comments)
### Yosys formal extensions (reference to [Symbiyosys docs](https://symbiyosys.readthedocs.io/en/latest/verilog.html#unconstrained-variables))
* `anyconst` attribute (synthesis only)
* `anyseq` attribute (synthesis only)
## Not yet supported by GHDL:
* `forall` operator
* `for` operator
* Synthesis of built-in functions `countones()`, `isunknown()`
* Synthesis of strong operator versions
* PSL functions (`prev()`, `stable()`,`rose()`, `fell()`, `onehot()` & `onehot0()` are implemented for synthesis)
* Synthesis of named sequences & properties
* Simulation of built-in functions
* Simulation of PSL vunits
* PSL macros (`%for`, `%if`)
* `union` expression
## Under investigation


+ 3
- 1
formal/tests.mk View File

@ -1,5 +1,6 @@
psl_tests := \
psl_always \
psl_logical_iff \
psl_logical_implication \
psl_never \
psl_next \
@ -30,7 +31,8 @@ psl_prev \
psl_stable \
psl_rose \
psl_fell \
psl_logical_iff \
psl_onehot \
psl_onehot0 \
psl_vunit \
yosys_anyconst \
yosys_anyseq

Loading…
Cancel
Save