Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
T. Meissner 29ff43dcb2 Add example for named properties 1 month ago
.github/workflows Add GHA workflow for simulation tests 2 months ago
formal Add example for named properties 1 month ago
issues Add issue code for PSL endpoints used in inline mode (ghdl/ghdl#1378) 1 month ago
sim Add example for named properties 1 month ago
src Add example for named properties 1 month ago
.gitignore Add sublime test project file to gitignore file 1 month ago
LICENSE.md Add strong operator versions to unsupported list 3 months ago
README.md Add example for named properties 1 month ago
psl_with_ghdl.sublime-project Add sublime text project file 2 months ago


simulation formal


A collection of examples of using PSL for functional and formal verification of VHDL designs with GHDL (and Yosys / SymbiYosys).

This is a project with the purpose to get a current state of PSL implementation in GHDL. It probably will find unsupported PSL features, incorrect implemented features or simple bugs like GHDL crashs.

It is also intended for experiments with PSL when learning the language. You can play around with the examples, as they are pretty simple. You can comment out failing assertions if you want to have a successful proof or simulation if you want. You can change them to see what happens.

It is recommended to use an up-to-date version of GHDL as potential bugs are fixed very quickly. Especially the synthesis feature of GHDL is very new and still beta. You can build GHDL from source or use one of the Docker images which contain also the SymbiYosys toolchain. For example the ghdl/synth:formal image from Docker Hub. Beware, the Docker images aren’t build every day, so it is possible that tests are failing until the image is updated.

You can use my Dockerfiles for SymbiYosys & GHDL(-synth) to build the docker image on your own machine. Then you have a Docker image with the latest tool versions.

Have fun!

The next lists will grow during further development

Supported by GHDL:


  • assert directive
  • cover directive
  • assume directive (synthesis)
  • restrict directive (synthesis)

Temporal operators (LTL style)

  • always operator
  • never operator
  • logical implication operator (->)
  • logical iff operator (<->)
  • next operator
  • next[n] operator
  • next_a[i to j] operator
  • next_e[i to j] operator
  • next_event operator
  • next_event[n] operator
  • next_event_e[i to j] operator
  • until operator
  • until_ operator
  • before operator (GHDL crash with a specific invalid property, see PSL before example)
  • eventually! operator

Sequential Extended Regular Expressions (SERE style)

  • Simple SERE
  • Concatenation operator (;)
  • Fusion operator (:)
  • Overlapping suffix implication operator (|->)
  • Non overlapping suffix implication operator (|=>)
  • Consecutive repetition operator ([*], [+], [*n], [*i to j])
  • Non consecutive repetition operator ([=n], [=i to j])
  • Non consecutive goto repetition operator ([->], [->n], [->i to j])
  • Length-matching and operator (&&)
  • Non-length-matching and operator (&)
  • or operator (|)
  • within operator


  • prev() function (Synthesis only)
  • stable() function (Synthesis only)
  • rose() function (Synthesis only)
  • fell() function (Synthesis only)

Convenient stuff

  • Partial support of PSL vunits (synthesis only)
  • Partial support of named sequences (simulation only)
  • Partial support of named properties (simulation only)

Not yet supported by GHDL:

  • forall statement
  • Synthesis of strong operator versions
  • PSL functions (prev(), stable(),rose() & fell() are implemented for synthesis)

Under investigation

  • before_ operator (Seems that LHS & RHS of operator have to be active at same cycle, see psl_before.vhd)
  • next_event_a[i to j] operator
  • eventually! behaviour with liveness proofs, see GHDL issue 1345

Further Ressources