You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
36 lines
639 B
36 lines
639 B
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
|
|
use work.pkg.all;
|
|
|
|
|
|
entity psl_vunit is
|
|
generic (
|
|
formal : string := "ALL"
|
|
);
|
|
port (
|
|
clk : in std_logic
|
|
);
|
|
end entity psl_vunit;
|
|
|
|
|
|
architecture beh of psl_vunit is
|
|
|
|
signal a, b : std_logic;
|
|
|
|
begin
|
|
|
|
|
|
-- 012345
|
|
SEQ_A : sequencer generic map ("--____") port map (clk, a);
|
|
SEQ_B : sequencer generic map ("_-____") port map (clk, b);
|
|
|
|
|
|
-- Stop simulation after longest running sequencer is finished
|
|
-- Simulation only code by using pragmas
|
|
-- synthesis translate_off
|
|
stop_sim(clk, 6);
|
|
-- synthesis translate_on
|
|
|
|
|
|
end architecture beh;
|