Browse Source

Fixed assert error by adding reset in assert precondition

T. Meissner 3 years ago
parent
commit
a6f68a6e40
1 changed files with 8 additions and 3 deletions
  1. 8
    3
      osvvm_fsm_coverage/osvvm_fsm_coverage.vhd

+ 8
- 3
osvvm_fsm_coverage/osvvm_fsm_coverage.vhd View File

@@ -112,9 +112,14 @@ begin
112 112
 
113 113
   -- psl default clock is rising_edge(s_clk);
114 114
 
115
-  -- psl IDLE_ADDR : assert always (s_fsm_state = IDLE) -> next (s_fsm_state = ADDR) abort not(s_reset_n);
116
-  -- psl ADDR_DATA : assert always (s_fsm_state = ADDR) -> next (s_fsm_state = DATA) abort not(s_reset_n);
117
-  -- psl DATA_IDLE : assert always (s_fsm_state = DATA) -> next (s_fsm_state = IDLE) abort not(s_reset_n);
115
+  -- psl IDLE_ADDR : assert always (s_fsm_state = IDLE and s_reset_n = '1') -> next (s_fsm_state = ADDR) abort not(s_reset_n)
116
+  --  report "FSM error: IDLE should be followed by ADDR state";
117
+
118
+  -- psl ADDR_DATA : assert always (s_fsm_state = ADDR and s_reset_n = '1') -> next (s_fsm_state = DATA) abort not(s_reset_n);
119
+  --  report "FSM error: ADDR should be followed by DATA state";
120
+
121
+  -- psl DATA_IDLE : assert always (s_fsm_state = DATA and s_reset_n = '1') -> next (s_fsm_state = IDLE) abort not(s_reset_n);
122
+  --  report "FSM error: DATA should be followed by IDLE state";
118 123
 
119 124
 
120 125
 end architecture sim;