tmeissner
/
cryptocores
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
cryptography ip-cores in vhdl / verilog
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
113 Commits
1 Branch
1.7 MiB
Tree: 5fff1d89d1
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '5fff1d89d1'
${ noResults }
cryptocores/tdes/sim/verilog/tb_tdes.tcl

13 lines
428 B
Raw Normal View History

initial commit of verilog simulation environment for tdes core
11 years ago
​
​
​
​
​
​
​
​
​
​
​
​
 
  1. set signals [list]
  2. lappend signals "tb_tdes.reset"
  3. lappend signals "tb_tdes.clk"
  4. lappend signals "tb_tdes.validin"
  5. lappend signals "tb_tdes.mode"
  6. lappend signals "tb_tdes.key1"
  7. lappend signals "tb_tdes.key2"
  8. lappend signals "tb_tdes.key3"
  9. lappend signals "tb_tdes.datain"
  10. lappend signals "tb_tdes.validout"
  11. lappend signals "tb_tdes.dataout"
  12. lappend signals "tb_tdes.ready"
  13. set num_added [ gtkwave::addSignalsFromList $signals ]