Browse Source

Move VHDL library files in work directory

T. Meissner 6 months ago
parent
commit
b59791e8f3
1 changed files with 9 additions and 5 deletions
  1. 9
    5
      aes/sim/vhdl/Makefile

+ 9
- 5
aes/sim/vhdl/Makefile View File

@@ -36,13 +36,17 @@ sim: tb_aes.ghw
36 36
 compile: tb_aes
37 37
 
38 38
 
39
-tb_aes: ${RTL_SRC} ${SIM_SRC}
40
-	ghdl -a --std=08 -fpsl ${RTL_SRC} ${SIM_SRC}
41
-	ghdl -e --std=08 -fpsl $@
39
+work:
40
+	mkdir work
41
+
42
+
43
+tb_aes: ${RTL_SRC} ${SIM_SRC} | work
44
+	ghdl -a --std=08 -fpsl --workdir=work ${RTL_SRC} ${SIM_SRC}
45
+	ghdl -e --std=08 -fpsl --workdir=work $@
42 46
 
43 47
 
44 48
 tb_aes.ghw: tb_aes
45
-	ghdl -r tb_aes --wave=tb_aes.ghw --assert-level=error \
49
+	ghdl -r tb_aes --wave=$@ --assert-level=error \
46 50
 	  --psl-report=$(basename $@)_psl_coverage_report.json
47 51
 
48 52
 
@@ -56,7 +60,7 @@ clean:
56 60
 	echo "# cleaning simulation files"
57 61
 	rm -f tb_aes
58 62
 	rm -f tb_aes.ghw
59
-	rm -f *.cf
60 63
 	rm -f *.o
61 64
 	rm -f *.json
65
+	rm -rf work/
62 66