Browse Source

add acceptin & acceptout ports

master
T. Meissner 9 years ago
parent
commit
cb14f089b9
1 changed files with 2 additions and 0 deletions
  1. +2
    -0
      des/sim/verilog/tb_des.tcl

+ 2
- 0
des/sim/verilog/tb_des.tcl View File

@ -2,9 +2,11 @@ set signals [list]
lappend signals "tb_des.reset"
lappend signals "tb_des.clk"
lappend signals "tb_des.validin"
lappend signals "tb_des.acceptout"
lappend signals "tb_des.mode"
lappend signals "tb_des.key"
lappend signals "tb_des.datain"
lappend signals "tb_des.validout"
lappend signals "tb_des.acceptin"
lappend signals "tb_des.dataout"
set num_added [ gtkwave::addSignalsFromList $signals ]

Loading…
Cancel
Save