* Optimize setting of valid/data outputs to save one cycle * Replace not working PSL stable assertion by seperate helper register and equal compare