tmeissner/formal_hw_verification - formal_hw_verification - goodcleanfun Gitea

Trying to verify Verilog/VHDL designs with formal methods and tools

vhdl verilog assertions formal yosys systemverilog sva

8 lines

139 B

Raw Permalink Normal View History

ci: add GitHub Actions workflow 'Test'

3 years ago

Modernize Test GHA workflow (#3)

2 months ago

#!/usr/bin/env bash

_matrix=''
for item in $(cat tests.txt); do
  _matrix+="'$item', "
done

echo "matrix=[$_matrix]" >> "$GITHUB_OUTPUT"