24 Commits (master)
 

Author SHA1 Message Date
  T. Meissner 38ae7057c2 Incomment proof with abc pdr 3 months ago
  T. Meissner 9cb4b7d291 Replace integer coded FSM states by symbolic state names 3 months ago
  T. Meissner 8edb03c011 Add a bunch of new properties; name all assert directives 3 months ago
  T. Meissner ac767bb9d3 Use SVA defaults for clock & reset; minor RTL optimizations for bettrer readability 3 months ago
  T. Meissner b8a39e9106 Update link to git repo 3 months ago
  T. Meissner 60e2c0f301 Add some more signals to trace 3 months ago
  T. Meissner b48e99c1f0 Simplify signal generation 3 months ago
  T. Meissner 4e30f44cb0 Fix req cai handling; add more properties 3 months ago
  T. Meissner 1deb6e9789 Add vai_reg to README; using SVA default clocking 3 months ago
  T. Meissner 63fc34f66a Add DoutValid_o to condition for state change in putput states 3 months ago
  T. Meissner a0f6a0b81d Add simple VAI register file as base to try to formal verify FSM designs 3 months ago
  T. Meissner 307c6b5f44 Add clock constrain using global clocking 4 months ago
  T. Meissner 7aa4aa52a8 Data in/put width now unconstrained 4 months ago
  T. Meissner 5b8d9650e0 Add genric setting counter end value 4 months ago
  T. Meissner 6d230226f2 Add info about git repo 5 months ago
  T. Meissner 12e20b1da2 Some small improvements 5 months ago
  T. Meissner 9d03113704 Make the unbounded prove work 5 months ago
  T. Meissner 445c013e5c Add example for dlatchsr error 5 months ago
  T. Meissner 3c042a168b Remove unused Data_i port from testbench 5 months ago
  T. Meissner dd0642e762 parameterize design; fix minor makefile problemswq 5 months ago
  T. Meissner 9d0198b0b4 Add counter as example for initial reset problems 5 months ago
  T. Meissner fca663d7ac Makefile: add clean target; fixed Reset_n_i port dir in alu_t.sv 5 months ago
  T. Meissner 2f7959db61 Remove gitignore from alu folder; added link to Yosys 5 months ago
  T. Meissner 4feec0fff6 Inital commit 5 months ago