@@ -17,5 +17,8 @@ A simple ALU design in VHDL. The formal checks contain various simple properties
17
17
### counter
18
18
A simple counter design in VHDL. The testbench contains various simple properties used by assert & cover directives which are proved with the SymbiYosys tool.
19
19
20
+### fifo
21
+A simple synchronous FIFO with various checks for write/read pointers, data and flags.
22
+
20
23
### vai_reg
21
24
A simple register file with VAI (valid-accept-interface) which serves as test design to try formal verification of FSMs.