Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

8 lines
139 B

#!/usr/bin/env bash
_matrix=''
for item in $(cat tests.txt); do
_matrix+="'$item', "
done
echo "matrix=[$_matrix]" >> "$GITHUB_OUTPUT"