Trying to verify Verilog/VHDL designs with formal methods and tools
vhdl
verilog
systemverilog
sva
assertions
formal
yosys
T. Meissner ac767bb9d3 Use SVA defaults for clock & reset; minor RTL optimizations for bettrer readability 11 months ago
..
Makefile parameterize design; fix minor makefile problemswq 1 year ago
counter.vhd Add genric setting counter end value 1 year ago
counter_f.sby Add clock constrain using global clocking 1 year ago
counter_t.sv Use SVA defaults for clock & reset; minor RTL optimizations for bettrer readability 11 months ago