Trying to verify Verilog/VHDL designs with formal methods and tools
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

16 lines
158 B

mode prove
#mode bmc
#depth 20
verific -vhdl alu.vhd
verific -formal
prep -top alu_t