tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
27 Commits
2 Branches
209 KiB
Tree: 0df7a047be
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from '0df7a047be'
${ noResults }
Commit Graph

1 Commits (0df7a047bebf29853504181428c71d950a4f8274)

Author SHA1 Message Date
  T. Meissner 3cfa3cc72e Add uart_loop design to test gatemate fifo & ram primitives 2 years ago
  T. Meissner 61affc8b49 Add uart tx/rx modules, add make targets and testbenches for rtl, post-syn & post-imp simulations 2 years ago