tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
29 Commits
2 Branches
209 KiB
Tree: d9b1dfcb12
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'd9b1dfcb12'
${ noResults }
Commit Graph

3 Commits (d9b1dfcb124a9ed0fe6d4c19ed0de5cce977350b)

Author SHA1 Message Date
  T. Meissner 0df7a047be Add uart_trng design 2 years ago
  T. Meissner 32fa71a90b Increase pll clock to 10 MHz, add uart_loop design to readme 2 years ago
  T. Meissner 3cfa3cc72e Add uart_loop design to test gatemate fifo & ram primitives 2 years ago