tmeissner
/
gatemate_experiments
1
0
Fork 0
Code Issues 0 Pull Requests 0 Projects 0 Releases 0 Wiki Activity
41 Commits
2 Branches
209 KiB
Tree: f8ba0b17c2
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'f8ba0b17c2'
${ noResults }
Commit Graph

2 Commits (f8ba0b17c2f836a72a259a300ffc321c283f4800)

Author SHA1 Message Date
  T. Meissner 32fa71a90b Increase pll clock to 10 MHz, add uart_loop design to readme 2 years ago
  T. Meissner 3cfa3cc72e Add uart_loop design to test gatemate fifo & ram primitives 2 years ago